Cinque Terre

Ayad Mohammed Khorshid Waiss Dalloo

Communication Engineering Department

Assistant Lecturer

This email address is being protected from spambots. You need JavaScript enabled to view it.

Ayad Dalloo earned his bachelor’s and master’s degree in electrical engineering from the University of Technology (UOT), Baghdad, Iraq in 2004. Dalloo was a faculty member in the Electrical Engineering Department at the University of Technology (UOT) since 2004, currently; he is a faculty member in the Communication Engineering Department since 2018. His research interested in digital arithmetic Units (VLSI and FPGA) design, implementing low power approximate computing design, and biomedical Engineering.
My current research and development efforts are focused on low power architecture design of Arithmetic Computing.

Google Scholar Profile

Researcgate Profile

Publons Profile



M.Sc. degree of Electronic Engineering, University of Technology, 2004.

B.Sc. Electrical Engineering, University of Technology, 2001.

• VLSI and FPGA Digital hardware design, Approximate Computing, Stochastic Computing, Low Power Digital Hardware Design, Biomedical Signal Analysis & Neural Network and Deep Learning.

1. A. Dalloo and A. Garcia-Ortiz, "A programmable and reconfigurable core for binary image processing", 2016 11th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), Tallinn, 2016, pp. 1-6, doi: 10.1109/ReCoSoC.2016.7533912.

2. A. Dalloo and S. Dalloo, "High-resolution ECG automated analysis and diagnosis", 2017 IEEE International Conference on Intelligent Techniques in Control, Optimization and Signal Processing (INCOS), Srivilliputhur, 2017, pp. 1-7, doi: 10.1109/ITCOSP.2017.8303069.

3. A. Dalloo, A. Najafi and A. Garcia-Ortiz, "Systematic Design of an Approximate Adder: The Optimized Lower Part Constant-OR Adder", in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 8, pp. 1595-1599, Aug. 2018, doi: 10.1109/TVLSI.2018.2822278.

4. A. Dalloo, "Enhance the Segmentation Principle in Approximate Computing," 2018 International Conference on Circuits and Systems in Digital Enterprise Technology (ICCSDET), Kottayam, India, 2018, pp. 1-7, doi: 10.1109/ICCSDET.2018.8821112.

1- Microprocessor Lab.

2- Digital Logic Lab.

3- C++ lab.

4- Analog communication Lab.

5- Digital Signal Processing Lab.

1- Getting the scientific super-eminent students’ certificate for electronic and communication fields by first order over Iraq in 2001.

2- Workshop in Bremen University “System Design Flow on Zynq using Vivado”, 2 days, 2015.

3- Attending International Symposium on Reconfigurable and Communication-centric Systems-on-Chip (ReCoSoC 2015) Bremen, Germany.

4- First PIP Summer School for Electrical Engineering and Physics in 2016.

5- Attending International Symposium on Reconfigurable and Communication-centric Systems-on-Chip (ReCoSoC 2016), Tallin, Estonia.

6- Attending International Workshop on Timing Modeling, Organization and Simulation (PATMOS 2016) in conjunction with the European Workshop on CMOS Variability (VARI 2016) in Bremen, Germany.